	4	a) defining a phantom port containing a plurality of sequential
cor	5	memory addresses;
	6	b) generating an address to the phantom port using a conventional
	7	addressing scheme;
	1089	c) determining an address in memory address space corresponding
	9	to the generated phantom port address; and
	10	d) accessing the address in memory address space.
	1	22. (Amended) A system for remapping between pixel coordinate
	2	space and memory address space, comprising:
	3	a central processing unit;
	4	a frame buffer memory coupled to the central processing unit and hav-
	4 . 5	a frame buffer memory coupled to the central processing unit and hav- ing an associated memory address scheme;
Ba	. 5	
Ba	. 5	ing an associated memory address scheme;
Ba	. 5	ing an associated memory address scheme; a memory address device coupled to the central processing unit for
Ba	6 6	ing an associated memory address scheme; a memory address device coupled to the central processing unit for defining a phantom port containing a plurality of sequential
Bo	6 6 27 8	ing an associated memory address scheme; a memory address device coupled to the central processing unit for defining a phantom port containing a plurality of sequential memory addresses, each of a subset of the memory addresses
Ba	6 6 8 9	ing an associated memory address scheme; a memory address device coupled to the central processing unit for defining a phantom port containing a plurality of sequential memory addresses, each of a subset of the memory addresses mapping to an address in the frame buffer memory; and

REMARKS

buffer memory and a memory address of the phantom port.

Claims 1-29 are pending after this amendment. Claims 1 and 22 have been amended.

The Examiner rejected claims 1-17 and 19-29 under 35 U.S.C. §103(a) as being unpatentable over Applicant's Fig. 1 in view of Nagashima or Wilde or Wang et al. This rejection is respectfully traversed.